

Model Name: GA-H61M-S1

Rev: 2.2

SHEET

TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU_LGA1155-A
05	CPU_LGA1155-B
06	CPU_LGA1155-C
07	DDR III CHANNEL A
08	DDR III CHANNEL B
09	PCH_FDI,DMI,USB,PCIE,NVRAM
10	PCH_DP,CLK BUFFER
11	PCH_HOST,SATA,PCI
12	PCH_GPIO,CTRL,AUDIO
13	PCH_PWR,GND
14	PCI EXPRESS*16 SLOT
15	PCI EXPRESS*1x2 SLOT
16	ITE 8728 LPC IO
17	KB_MS,R_USB,-PROCHOT
18	HWM,FAN CTRL,OV
19	Dual BIOS
20	FP,FUSB,SPK,SATALED
21	ALC887
22	REAR AUDIO JACK
23	REALTEK 8111F/USB_LAN
24	DISCRETE POWER
25	ATX,-S_WARN,-S_ACK,5VDUAL
26	CPU_VTT
27	VCORE INTERSIL_95836_1

SHEET

TITLE


28	VCORE INTERSIL_95836_2
29	VCORE INTERSIL_95836_3


Gigabyte Technology

Title		
Cover Sheet		
Size	Document Number	Rev
Custom	GA-H61M-S1	2.2
Date:	Friday, January 04, 2013	Sheet 1 of 29

[illegible][illegible][illegible][illegible][illegible]

BLOCK DIAGRAM





CPUA

MAAA0	AV27	SA_MA[0]	SA_DQS[0]	AK3	DQSA0
MAAA1	AY24	SA_MA[1]	SA_DQS[0]	AK2	-DQSA0
MAAA2	AW24	SA_MA[2]			
MAAA3	AW23	SA_MA[3]			
MAAA4	AV23	SA_MA[4]	SA_DQ[0]	AJ3	MDA0
MAAA5	AT24	SA_MA[5]	SA_DQ[1]	AJ4	MDA1
MAAA6	AT23	SA_MA[6]	SA_DQ[2]	AL3	MDA2
MAAA7	AU22	SA_MA[7]	SA_DQ[3]	AL4	MDA3
MAAA8	AV22	SA_MA[8]	SA_DQ[4]	AJ2	MDA4
MAAA9	AT22	SA_MA[9]	SA_DQ[5]	AJ1	MDA5
MAAA10	AV28	SA_MA[10]	SA_DQ[6]	AL2	MDA6
MAAA11	AU21	SA_MA[11]	SA_DQ[7]	AL1	MDA7
MAAA12	AT21	SA_MA[12]			
MAAA13	AW32	SA_MA[13]	SA_DQS[1]	AP3	DQSA1
MAAA14	AU20	SA_MA[14]	SA_DQS[1]	AP2	-DQSA1
MAAA15	AT20	SA_MA[15]			

(7)	-SWEA	AW29	SA_WE#	AN1	MDA8
(7)	-SCASA	AV30	SA_CAS#	AN4	MDA9
(7)	-SRASA	AU28	SA_RAS#	AR3	MDA10

(7)	SBA0	AY29	SA_BS[0]	AN2	MDA11
(7)	SBA1	AW28	SA_BS[1]	AN3	MDA12
(7)	SBA2	AV20	SA_BS[2]	AR2	MDA13
				AR1	MDA15

(7)	-CSA0	AY29	SA_CS#	AW4	DQSA2
(7)	-CSA1	AV32	SA_CS#	AW4	DQSA2
				AW4	-DQSA2

(7)	CKEA0	AV19	SA_CKE[0]	AV2	MDA16
(7)	CKEA1	AT19	SA_CKE[1]	AW3	MDA17
				AV5	MDA18

	MODT_A0	AV31	SA_ODT[0]	AU2	MDA20
	MODT_A1	AU32	SA_ODT[1]	AU3	MDA21
				AU5	MDA22

(7)	DCLKA0	AY25	SA_CLK[0]	AV8	DQSA3
(7)	-DCLKA0	AW25	SA_CLK[0]	AW8	-DQSA3
(7)	DCLKA1	AU24	SA_CLK[1]		

(7)	-DCLKA1	AW25	SA_CLK[1]		

(7,8)	-DDR3_RST	AW18	SM_DRAMRST#		

DDR_0

1 OF 10

LGA1155[10SC1-F01155-01R_10SC1-F01155-02R]

CPUB

MAAB0	AK24	SB_MA[0]	AH7	DQSB0
MAAB1	AM20	SB_MA[1]	AH6	-DQSB0
MAAB2	AM19	SB_MA[2]		
MAAB3	AK18	SB_MA[3]		
MAAB4	AP19	SB_MA[4]	AG7	MDB0
MAAB5	AP18	SB_MA[5]	AG8	MDB1
MAAB6	AM18	SB_MA[6]	AJ9	MDB2
MAAB7	AL18	SB_MA[7]	AJ8	MDB3
MAAB8	AN18	SB_MA[8]	AG5	MDB4
MAAB9	AY17	SB_MA[9]	AG6	MDB5
MAAB10	AN23	SB_MA[10]	AJ6	MDB6
MAAB11	AU17	SB_MA[11]	AJ7	MDB7
MAAB12	AT18	SB_MA[12]		
MAAB13	AR26	SB_MA[13]	AM8	DQSB1
MAAB14	AY16	SB_MA[14]	AL8	-DQSB1
MAAB15	AV16	SB_MA[15]		

(8)	-SWEB	AR25	SB_WE#	AL7	MDB8
(8)	-SCASB	AK25	SB_CAS#	AM7	MDB9
(8)	-SRASB	AP24	SB_RAS#	AM10	MDB10

(8)	SBAB0	AP23	SB_BS[0]	AL6	MDB12
(8)	SBAB1	AM24	SB_BS[1]	AL9	MDB14
(8)	SBAB2	AW17	SB_BS[2]	AM9	MDB15

(8)	-CSB0	AN25	SB_CS#	AR8	DQSB2
(8)	-CSB1	AN26	SB_CS#	AP8	-DQSB2

(8)	CKEB0	AU16	SB_CKE[0]	AP7	MDB16
(8)	CKEB1	AY15	SB_CKE[1]	AR7	MDB17

	MODT_B0	AL26	SB_ODT[0]	AP6	MDB20
	MODT_B1	AP26	SB_ODT[1]	AR6	MDB21

(8)	DCLKB0	AL21	SB_CLK[0]	AM12	MDB24
(8)	-DCLKB0	AL22	SB_CLK[0]	AM13	MDB25
(8)	DCLKB1	AK20	SB_CLK[1]	AP13	MDB26


(8)	-DCLKB1	AK20	SB_CLK[1]	AP13	MDB27

(8)	VREF_DQB	AH1	FC_AH1	AN29	DQSB4
(7)	VREF_DOA	AH4	FC_AH4	AN28	-DQSB4

DDR_1

2 OF 10

LGA1155[10SC1-F01155-01R_10SC1-F01155-02R]


CR
CPU RETENTION/X

Need check the new CPU ME

CPU








ILM_BP/1156/CSP/[12KRC-0F0001-31R]






Gigabyte Technology

Title		CPU LGA1156-B	
Size		GA-H61M-S1	
Document Number		Rev 2.2	
Date:	Friday, January 04, 2013	Sheet	5 of 29












DVI:15/4/6/4/15
(Breakout 12/4/4/4/12)
DVI:19/4/6/4/19


HDMI:15/4/6/4/15
(breakout
12/4/4/4/12)
HDMI:19/4/6/4/19




VGA DDC




VGA DDC




VGA CONNECTOR




VGA ESD




Gigabyte Technology			
PCH DISPLAY ,CLK BUFFER			
GA-H61M-S1			Rev 2.2
Date:	Friday, January 04, 2013	Sheet	10 of 29







PCIE*1




CLK GEN



Gigabyte Confidential
Do not Copy

Gigabyte Technology			
Title PCIEX1,X2/CLK GEN			
Size Custom	Document Number GA-H61M-S1		Rev 2.2
Date:	Friday, January 04, 2013	Sheet	15 of 29

GP23 Default CPU_PG DOD8





	IT8728
PIN121	VCORE_EN/PCH_C0
PIN120	VLDTP_EN/PCH_D0
PIN19	ATXP0
PIN31	PCH_C1
PIN53	SST/AMDTSI_D/MTRB#/PCH_D1
PIN55	PECI/AMDTSI_C/DRV#
PIN66	SYS_3VSB
PIN70	GP#7
PIN95	VIN2 (VCC5)
PIN96	VIN1 (VCC12)
PIN97	VIN1/VDIMM_STR(1.5V)
PIN98	VIND/VCORE(1.3V)/NC

COM


COM RI

KB/MS


H61M-DS2 R0.2




R_USB1





CLOSE R_USB2



-PROHOT




CLOSE PWM HOT MOSFET




CLOSE PWM HOT MOSFET

Gigabyte Technology			
Title			
-RI,KB_USB,USB_ESATA,-PROCHOT			
Size	Document Number	Rev	
Custom	GA-H61M-S1	2.2	
Date:	Friday, January 04, 2013	Sheet	17 of 29


TEMP H/W MONITOR




CASE OPEN





VOLTAGE-- H/W MONITOR



CPU SMART FAN



SYS SMART FAN



[illegible]

DUAL BIOS

M_BIOS

32M/SPI/SO8/200mil/S

B_BIOS

32M/SPI/SO8/200mil/S/X

MAIN BIOS

VCC3

BACKUP BIOS

VCC3

BIOS Pin Connections:

- M_BIOS:**
 - CS#: -ICH_SPI_CS (R370, 22/4)
 - SO: SPI_MISO
 - WP#: -SPI_WP0
 - VSS: GND
 - VDD: VCC3 (R355, 0/4/SHT/M/X)
 - HOLD#: GND (BC152, 1u/4/X5R/6.3V/K)
 - SCK: ICH_SPI_CLK
 - SI: ICH_SPI_MOSI
- B_BIOS:**
 - CS#: -ICH_SPI_CS (R379, 22/4/X)
 - SO: SPI_MISO
 - WP#: -SPI_WP1
 - VSS: GND
 - VDD: VCC3 (R340, 0/4/SHT/M/X)
 - HOLD#: GND (BC148, 1u/4/X5R/6.3V/K/X)
 - SCK: ICH_SPI_CLK
 - SI: ICH_SPI_MOSI

System SPI Bus Connections:

- (12) ICH_SPI_MOSI >> ICH_SPI_MOSI (R342, 8.2K/4/X)
- (12) -ICH_SPI_CS >> -ICH_SPI_CS (R378, 8.2K/4/X)
- SPI_HOLD0 >> -SPI_HOLD0 (R349, 1K/4/1)
- SPI_HOLD1 >> -SPI_HOLD1 (R341, 1K/4/1)
- (12) -SPI_WP0 >> -SPI_WP0 (R449, 8.2K/4/X)
- (12) ICH_SPI_MISO >> ICH_SPI_MISO (R450, 8.2K/4)
- (12) -ICH_SPI_CS1 >> -ICH_SPI_CS1 (R451, 8.2K/4/X)
- (12) -SPI_WP1 >> -SPI_WP1 (R452, 8.2K/4/X)
- (11) -GNT0 >> -GNT0 (R190, 1K/4/1)
- (11) -GNT1 >> -GNT1 (R177, 1K/4/1)
- SPI_MISO >> ICH_SPI_MISO (R367, 22/4)

BOOT DEVICE	GNT1	GNT0
LPC	0	0
PCI	0	1
SPI	1	1

1 means floating
0 means PD 1K

Gigabyte Technology		
Title		
SINGLE BIOS		
Size A	Document Number	Rev
	GA-H61M-S1	2.2
Date:	Friday, January 04, 2013	Sheet 19 of 29

DUAL BIOS

M_BIOS

32M/SPI/SO8/200mil/S

B_BIOS

32M/SPI/SO8/200mil/S/X

MAIN BIOS

VCC3

BACKUP BIOS

VCC3

BIOS Pin Connections:

- M_BIOS:**
 - CS#: -ICH_SPI_CS (R370, 22/4)
 - SO: SPI_MISO
 - WP#: -SPI_WP0
 - VSS: GND
 - VDD: VCC3 (R355, 0/4/SHT/M/X)
 - HOLD#: GND (BC152, 1u/4/X5R/6.3V/K)
 - SCK: ICH_SPI_CLK
 - SI: ICH_SPI_MOSI
- B_BIOS:**
 - CS#: -ICH_SPI_CS (R379, 22/4/X)
 - SO: SPI_MISO
 - WP#: -SPI_WP1
 - VSS: GND
 - VDD: VCC3 (R340, 0/4/SHT/M/X)
 - HOLD#: GND (BC148, 1u/4/X5R/6.3V/K/X)
 - SCK: ICH_SPI_CLK
 - SI: ICH_SPI_MOSI

System SPI Bus Connections:

- (12) ICH_SPI_MOSI >> ICH_SPI_MOSI (R342, 8.2K/4/X)
- (12) -ICH_SPI_CS >> -ICH_SPI_CS (R378, 8.2K/4/X)
- SPI_HOLD0 >> -SPI_HOLD0 (R349, 1K/4/1)
- SPI_HOLD1 >> -SPI_HOLD1 (R341, 1K/4/1)
- (12) -SPI_WP0 >> -SPI_WP0 (R449, 8.2K/4/X)
- (12) ICH_SPI_MISO >> ICH_SPI_MISO (R450, 8.2K/4)
- (12) -ICH_SPI_CS1 >> -ICH_SPI_CS1 (R451, 8.2K/4/X)
- (12) -SPI_WP1 >> -SPI_WP1 (R452, 8.2K/4/X)
- (11) -GNT0 >> -GNT0 (R190, 1K/4/1)
- (11) -GNT1 >> -GNT1 (R177, 1K/4/1)
- SPI_MISO >> ICH_SPI_MISO (R367, 22/4)

BOOT DEVICE	GNT1	GNT0
LPC	0	0
PCI	0	1
SPI	1	1

1 means floating
0 means PD 1K

Gigabyte Technology		
Title		
SINGLE BIOS		
Size A	Document Number	Rev
	GA-H61M-S1	2.2
Date:	Friday, January 04, 2013	Sheet 19 of 29

[illegible][illegible]

DUAL BIOS

The diagram illustrates the Dual BIOS circuit configuration. It features two BIOS chips, M_BIOS and B_BIOS, both operating at 32M/SPI/SO8/200mil/S.

M_BIOS Connections:

- CS#: -ICH_SPI_CS (via R370, 22/4)
- SPI_MISO: SPI_MISO
- SPI_WP0: -SPI_WP0
- VSS: Ground
- VDD: VCC3 (via R355, 0/4/SHT/M/X; BC152, 1u/4/X5R/6.3V/K)
- HOLD#: -SPI_HOLD0 <<-SPI_HOLD0 (16)
- SCK: ICH_SPI_CLK
- SI: ICH_SPI_MOSI (via C115, 10p/4/NPO/50V/J/X)

B_BIOS Connections:

- CS#: -ICH_SPI_CS (via R379, 22/4/X)
- SPI_MISO: SPI_MISO
- SPI_WP1: -SPI_WP1
- VSS: Ground
- VDD: VCC3 (via R340, 0/4/SHT/M/X; BC148, 1u/4/X5R/6.3V/K/X)
- HOLD#: -SPI_HOLD1 <<-SPI_HOLD1 (16)
- SCK: ICH_SPI_CLK << ICH_SPI_CLK (12)
- SI: ICH_SPI_MOSI << ICH_SPI_MOSI (12)

Main BIOS Connections:

- (12) ICH_SPI_MOSI >> ICH_SPI_MOSI (via R342, 8.2K/4/X)
- (12) -ICH_SPI_CS >> -ICH_SPI_CS (via R378, 8.2K/4/X)
- SPI_HOLD0 >> -SPI_HOLD0 (via R349, 1K/4/1)
- SPI_HOLD1 >> -SPI_HOLD1 (via R341, 1K/4/1)
- (12) -SPI_WP0 >> -SPI_WP0 (via R449, 8.2K/4/X)
- (12) ICH_SPI_MISO >> ICH_SPI_MISO (via R450, 8.2K/4)
- (12) -ICH_SPI_CS1 >> -ICH_SPI_CS1 (via R451, 8.2K/4/X)
- (12) -SPI_WP1 >> -SPI_WP1 (via R452, 8.2K/4/X)
- (11) -GNT0 >> -GNT0 (via R190, 1K/4/1)
- (11) -GNT1 >> -GNT1 (via R177, 1K/4/1)
- SPI_MISO >> ICH_SPI_MISO (12) (via R367, 22/4)

Legend:

BOOT DEVICE	GNT1	GNT0
LPC	0	0
PCI	0	1
SPI	1	1

1 means floating
0 means PD 1K

Gigabyte Technology

Title: SINGLE BIOS

Size A: Document Number: GA-H61M-S1 Rev 2.2

Date: Friday, January 04, 2013 Sheet 19 of 29

DUAL BIOS

M_BIOS
32M/SPI/SO8/200mil/S

B_BIOS
32M/SPI/SO8/200mil/S/X

MAIN BIOS
VCC3

BACKUP BIOS
VCC3

Components:
R370 22/4
C130 10p/4/NPO/50V/J/X
R378 8.2K/4/X
R342 8.2K/4/X
R349 1K/4/1
R341 1K/4/1
R340 0/4/SHT/M/X
BC152 1u/4/X5R/6.3V/K
C115 10p/4/NPO/50V/J/X
BC148 1u/4/X5R/6.3V/K/X
R379 22/4/X
R449 8.2K/4/X
R450 8.2K/4
R451 8.2K/4/X
R452 8.2K/4/X
R190 1K/4/1
R177 1K/4/1
R367 22/4

Signals:
-ICH_SPI_CS
SPI_MISO
-SPI_WP0
-SPI_HOLD0
ICH_SPI_CLK
ICH_SPI_MOSI
-SPI_HOLD1
ICH_SPI_CLK
ICH_SPI_MOSI
-SPI_HOLD0
-SPI_HOLD1
ICH_SPI_CLK
ICH_SPI_MOSI
-GNT0
-GNT1
SHT/M/X

BOOT DEVICE	GNT1	GNT0
LPC	0	0
PCI	0	1
SPI	1	1

1 means floating
0 means PD 1K

Gigabyte Technology

Title

SINGLE BIOS

Size A

Document Number

GA-H61M-S1

Date:

Friday, January 04, 2013

Sheet

19 of 29

Rev

2.2

[illegible][illegible][illegible]

DUAL BIOS

The diagram illustrates the electrical connections for two BIOS chips, M_BIOS and B_BIOS, operating in a dual BIOS configuration. Both chips are 32M/SPI/SO8/200mil/S.

M_BIOS Connections:

- Pin 1 (CS#) connects to -ICH_SPI_CS via resistor R370 (22/4).
- Pin 2 (SO) connects to SPI_MISO.
- Pin 3 (WP#) connects to -SPI_WP0.
- Pin 4 (VSS) is grounded.
- Pin 8 (VDD) connects to VCC3 through pull-up resistor R355 (0/4/SHT/M/X) and a decoupling capacitor BC152 (1u/4/X5R/6.3V/K).
- Pin 7 (HOLD#) connects to -SPI_HOLD0, which is also labeled as <<-SPI_HOLD0 (16).
- Pin 6 (SCK) connects to ICH_SPI_CLK.
- Pin 5 (SI) connects to ICH_SPI_MOSI, which is also labeled as <<ICH_SPI_MOSI (12).

B_BIOS Connections:

- Pin 1 (CS#) connects to -ICH_SPI_CS via resistor R379 (22/4/X).
- Pin 2 (SO) connects to SPI_MISO.
- Pin 3 (WP#) connects to -SPI_WP1.
- Pin 4 (VSS) is grounded.
- Pin 8 (VDD) connects to VCC3 through pull-up resistor R340 (0/4/SHT/M/X) and a decoupling capacitor BC148 (1u/4/X5R/6.3V/K/X).
- Pin 7 (HOLD#) connects to -SPI_HOLD1, which is also labeled as <<-SPI_HOLD1 (16).
- Pin 6 (SCK) connects to ICH_SPI_CLK, which is also labeled as <<ICH_SPI_CLK (12).
- Pin 5 (SI) connects to ICH_SPI_MOSI, which is also labeled as <<ICH_SPI_MOSI (12).

Other Signals and Components:

- VCC3 is the common power supply for both BIOS chips.
- Resistors R342, R378, R349, R341, R449, R450, R451, R452, R190, and R177 are used for signal termination or pull-up/pull-down.
- Capacitor C130 (10p/4/NPO/50V/J/X) is connected to the CS# pin of M_BIOS.
- Capacitor C115 (10p/4/NPO/50V/J/X) is connected to the SI pin of M_BIOS.
- Signals like ICH_SPI_MOSI, -ICH_SPI_CS, -SPI_HOLD0, -SPI_HOLD1, -SPI_WP0, -SPI_WP1, -GNT0, and -GNT1 are shown connecting to other parts of the system.

BOOT DEVICE	GNT1	GNT0
LPC	0	0
PCI	0	1
SPI	1	1

1 means floating
0 means PD 1K

Gigabyte Technology



Title: SINGLE BIOS

Size A Document Number: GA-H61M-S1 Rev 2.2

Date: Friday, January 04, 2013 Sheet 19 of 29

[illegible]

FRONT USB1




Close to connector


SATA LED




CLOSE F_USB1




FRONT USB2



FRONT USB3




Close to connector




SPKR


RESETCONIN DEFAULT LOW
4sec,會發BEEP,故改2N7002



INTEL FRONT PANEL




H2X10PANEL-2





Gigabyte Technology			
Title	FP,F_USB,USB PWR,SPKR,SATA LED		
Size	Document Number	GA-H61M-S1	
Custom			Rev 2.2
Date:	Friday, January 04, 2013	Sheet 20	of 29



	ALC883	ALC888-VA	ALC888B	ALC888-VD	ALC892R	ALC889	ALC889A
CR46	X	X	X	X	X	X	O
CR57	X	X	X	X	X	X	O
CR49	O	O	X	X	X	O	O
CBC40	X	X	X	10uF/X5R	10uF/X5R	X	X
CR20	O	X	X	X	X	X	X
CR26	20K/1%	20K/1%	20K/1%	20K/1%	20K/1%	20K/1%	20K/0.1%
CR47	X	X	O	X	O	O	X
CR48	O	O	X	O	X	X	O
CBC2/CBC4/CBC5/ CBC6/CBC10/CBC11	4.7uF /X5R	4.7uF /X5R	4.7uF /X5R	4.7uF /X5R	4.7uF /X5R	10uF /X5R	4.7uF /X5R
CR1/CR3/CR10/CR12/ CR15/CR19/CR56/CR27/ CR55/CR37/CR28/CR34/ CR6/CR9/CR51/CR61	75 ohm	75 ohm	75 ohm	75 ohm	75 ohm	66 ohm or lower	75 ohm
CR66/CR68/CD3/CBC41	X	X	X	O	X	X	X
CR67/CD1/CD2/CQ3/CQ5	O	O	O	X	O	O	O




CODEC POWER/EMI PAD



AZALIA JACK




LINE-OUT




LINE-IN



Verify MIC function in LINE-in




MIC-IN




AZALIA FRONT PANEL






Gigabyte Technology			
Title			
AUDIO JACK			
Size			
Custom	Document Number	GA-H61M-S1	Rev
Date:	Friday, January 04, 2013	Sheet	22 of 29



ATXX24 POWER CONNECTOR



ATXX4 POWER CONNECTOR




To prevent the 5VSB under loading when boot

5VDUAL1(USB PORT/DDRIII POWER)
5VDUAL(3VDUAL/OTHER)


-S_WARN-->5VDUAL1-->-S_ACK(PCH)-->-DEPSLP/-RSMRST-->5VDUAL-->3VDUAL

HOLE_4-RH-5MM-1




Gigabyte Technology		
Title		
ATX CONNECTOR		
Size		Rev
Custom		2.2
Date: Friday, January 04, 2013		Sheet 25 of 29

	VTT_EN
HI	ENABLE
LO	DISABLE




VCCSA


	VSA_SEL
HI	0.85V
LO	0.925V




VCCSA PWR SEQ



CPU_VTT	PWR	SEQ
0	0	0
0	0	1
0	0	2
0	0	3
0	0	4
0	0	5
0	0	6
0	0	7
0	0	8
0	0	9
0	0	10
0	0	11
0	0	12
0	0	13
0	0	14
0	0	15
0	0	16
0	0	17
0	0	18
0	0	19
0	0	20
0	0	21
0	0	22
0	0	23
0	0	24
0	0	25
0	0	26
0	0	27
0	0	28
0	0	29
0	0	30
0	0	31
0	0	32
0	0	33
0	0	34
0	0	35
0	0	36
0	0	37
0	0	38
0	0	39
0	0	40
0	0	41
0	0	42
0	0	43
0	0	44
0	0	45
0	0	46
0	0	47
0	0	48
0	0	49
0	0	50
0	0	51
0	0	52
0	0	53
0	0	54
0	0	55
0	0	56
0	0	57
0	0	58
0	0	59
0	0	60
0	0	61
0	0	62
0	0	63
0	0	64
0	0	65
0	0	66
0	0	67
0	0	68
0	0	69
0	0	70
0	0	71
0	0	72
0	0	73
0	0	74
0	0	75
0	0	76
0	0	77
0	0	78
0	0	79
0	0	80
0	0	81
0	0	82
0	0	83
0	0	84
0	0	85
0	0	86
0	0	87
0	0	88
0	0	89
0	0	90
0	0	91
0	0	92
0	0	93
0	0	94
0	0	95
0	0	96
0	0	97
0	0	98
0	0	99
0	0	100
0	0	101
0	0	102
0	0	103
0	0	104
0	0	105
0	0	106
0	0	107
0	0	108
0	0	109
0	0	110
0	0	111
0	0	112
0	0	113
0	0	114
0	0	115
0	0	116
0	0	117
0	0	118
0	0	119
0	0	120
0	0	121
0	0	122
0	0	123
0	0	124
0	0	125
0	0	126
0	0	127
0	0	128
0	0	129
0	0	130
0	0	131
0	0	132
0	0	133
0	0	134
0	0	135
0	0	136
0	0	137
0	0	1



VTT_PWRGD



VAXG

